
VERILOG for Sequential Circuits


©COPYRIGHT CHUA DINGJUAN. ALL RIGHTS RESERVED.

What are HDLs?

Hardware Description Languages (HDLs) are programming languages for describing digital circuits and systems.



STRUCTURE & TIME



Today, Verilog and VHDL are the two leading HDLs.

Verilog code is used to describe RTL (Register Transfer Level) designs.

Virtually every chip (FPGA, ASIC, etc.) is designed in part using one of these two languages.

Xilinx and Altera are the two largest FPGA manufacturers.

Verilog...

Verilog is an IEEE 1364 Standard → link <u>here</u>

Used for *Modeling, Simulation* and *Synthesis* of digital circuits.

Advantages:

- ∘ Reduces Design Time → Cost
- Improves Design Quality
- Vendor and Technology Independence
- Easy Design Management

Disadvantages:

- Cost (Including training you and me!)
- Debugging

The Module

A piece of hardware with inputs & outputs : *module*

```
Module | Port Declaration | module bigbox (input a, b, c, d, output z);


// Here is where you work your // magic!
endmodule
```

- Verilog is CasE-SeNSitiVe....
- Module Name : Use meaningful identifiers (~bigbox)
- Port Direction: input, output, inout (bidirectional)
- o Port Bitwidth: input [4:0] a , output [7:14] y
- Don't forget the _____!

$$y = 8' hFA$$
number of binary bits Value =

Continuous Assignment (Dataflow)

assign statements are used to model combinational logic



- Whenever there's an *event* on the RHS signal, expression is evaluated and assigned (Δ = prop. delay) \Rightarrow continuously monitored
- Multiple statements can be executed in parallel (concurrently)
- wire is used to represent an internal connection

Useful Operators


- o Boolean (bit-wise), logical, arithmetic, concatenation.
- Use brackets for readability, take note if *synthesizable.

Operator Description		Description	Examples: a = 4'b1010, b=4'0000		
!, ~		Logical negation, Bit-wise NOT	!a = 0, !b =1, ~a=4'b0101, ~b=4'b1111		
&, ,	^	Reduction (Outputs 1-bit)	&a = 0, a=1, ^a = 0		
{,_	_}	Concatenation	{b, a} = 8'b00001010		
{n{	_}}}	Replication	{2 {a} } = 8'b10101010		
*, /,	8,	Multiply, *Divide, *Modulus	3 % 2 = 1, 16 % 4 = 0		
+, -		Binary addition, subtraction	a + b = 4'b1010		
<< ,	>>	Shift Zeros in Left / Right	a << 1 = 4'b0100, a >> 2 = 4'b0010		
<, <=	·, >, >=	Logical Relative (1-bit output)	(a > b) =		
== , !	=	Logical Equality (1-bit output)	(a == b)= (a != b)=		
&, ^,	l	Bit-wise AND, XOR, OR	a&b = a b =		
&&,	1	Logical AND, OR (1-bit output)	a&&b = a b =		
?:		Conditional Operator	<out> = <condition> ? If_ONE : if_ZERO</condition></out>		

edence —

Conditional Operator...

The ?: conditional operator allows us to select the output from a set of inputs based on a condition.





- This expression is evaluated whenever there is an event on any input.
- What is this block?

Procedural Assignment: always

Behavioral, higher-level description of logic.

2 assignment types: **Blocking & Non-Blocking**





Anything assigned in an **always** block must be declared as type **reg**

```
always @ (s, d)
```

Conceptually, the **always** block runs o*nce* when a signal in sensitivity list (s,d) changes value.

begin

```
if (sel == 1'b0)
  y= d[0];
else
  y= d[1];
```

(sel == 1'b0) Statements executed sequentially & evaluated y = d[0]; Instantaneously. \rightarrow Order matters!

end

endmodule

begin and **end** behave like parentheses/brackets for conditional statements.


Some notes on: always

- always@(*) includes all signals that are read in statements.
- Statements within always block are executed sequentially.
- Variables within sensitivity list are very important!
- if--else if--else, case, for, while can only be used in procedural assignments (always blocks)
- Multiple always blocks run in parallel, concurrently. (*Race)
- O No assign in always blocks!
- If using posedge / negedge, all signals in sensitivity list needs to be specified with either posedge / negedge.

Registers

- Anything assigned in an always block must be declared as type reg
- In Verilog, the term register (reg) simply means a variable that can hold a value. (cf. wire)
- Values of registers can be changed instantaneously.

Equivalence...



```
module bigbox
(input a,b,c,d, output z);
wire p, q, r;
wise p, q, r;
assign q = ~c;
assign z = p ^ q ^ r;
assign p = a & b;
assign r = ~(c | d);
end
endmodule
module bigbox
(input a,b,c,d, output ___ z);

always @ ( )
begin

endmodule

end
endmodule
```

Blocking & Non-blocking

Verilog supports two types of assignments within

- always
- blocking assignment
- Sequential evaluation
- Immediate assignment

```
always @ (*)
begin
x = y; 1) Evaluate y, assign result to x
z = ~x; 2) Evaluate ~x, assign result to z
end
```

Behaviour	X	y	Z
Initial Condition	0	0	1
y changes			
x = y			
z = ~x			

```
 non-blocking asignment
```

- Sequential evaluation
- <u>Deferred</u> assignment

```
always @ (*)
begin
x <= y; 1) Evaluate y, defer assignment
z <= ~x; 2) Evaluate ~x, defer assignment
end 3) Assign x and z with new values</pre>
```

Behaviour	Х	У	Z	Deferred
Initial Condition	0	0	1	
y changes				
x <= y				
z <= ~x				
Assignment				

Example

```
always @ (A)
  begin

V = A | 3'b001;
Z <= V | 3'b100;
W = Z;
end</pre>
```


endmodule

Behaviour	A	V	Z	W	Deferred
Initial Condition	000	001	101	000	
A changes	010	001	101	000	
Stmt 1	010		101	000	
Stmt 2	010	011		000	
Stmt 3	010	011	101		
Assignment					


An event occurs on **A** at simulation time:

- Stmt 1 is executed and V is assigned immediately
- Stmt 2 is executed and defer assignment to Z
- Stmt 3 is executed using old value of Z.
- Z is assigned.


Verilog Time! – D-FF



Verilog Time! – D-FF



module df	ff (input d	l, clk,	
	output	q);	
	Anything a	ssigned in an a	always block



always @ (posedge clk)

begin

Conceptually, the **always** block runs once when a signal in sensitivity list changes value.

must be declared as type reg

always @ (posedge)

↓ always @ (negedge)

If posedge / negedge is used in the sensitivity list, ALL signals must be used with posedge / negedge.


end


begin and end behave like


endmodule

parentheses/brackets for conditional statements.

Verilog Time! – D-FF







```
always @ (posedge clk)
```

begin

$$q \le d;$$

or


q = d;


```
↓ always @ (negedge ___)
```

end

endmodule

Two D Flip-Flops...






Assume initial outputs of FFs is '0' and D1 is '1'.

Behaviour	Q1	Q2
	0	0
After 1st rising edge		
After 2 nd rising edge		

Two D Flip-Flops... and Verilog!



$$q1 = d1;$$

 $q2 = q1;$

end

Behaviour	Q1	Q2	
	0	0	
After 1st rising edge			
After 2 nd rising edge			


always @ (posedge clk) begin

end

Behaviour	Q1	Q2
	0	0
After 1st rising edge		
After 2 nd rising edge		

Structural Modeling

- For modular designs, the top design is often specified as interconnected blocks.
- Two examples below demonstrate port connection by position / name.



Port Connection by Position

Port Connection by Name

Basic Guidelines...

- #1: When modeling sequential logic, use nonblocking assignments.
- #2: When modeling simple combinational logic, use continuous assignments (assign).
- #3: When modeling complex combinational logic, use blocking assignments in an always block.
- #3: When modeling both sequential and combinational logic within the same always block, use nonblocking assignments.
- #4: Do not mix blocking and nonblocking assignments in the same always block.
- #5: Do not make assignments to the same variable from more than one always block.

Summary

- Operators (~, *, /, +, -, &, ^, |)
- Continuous assignments (assign)
- Procedural assignments (always)
 - Blocking assignment (=)
 - Non-blocking assignment (<=)
- Modeling of multiple D Flip-flops
- Structural Modeling

Try this!

assign is used for	O	O	always @.
In continuous assignments, the code is executed	O	O	when any RHS signal changes
The code in the always block is executed when	O	O	module
always is used for	O	O	sequentially.
<= is a	O	O	non-blocking procedural assignment.
endmodule Is always paired with	O	O	continuous assignments.
The sensitivity list follows the	O	O	procedural assignments.
Code in always block is executed	O	O	a signal in the sensitivity list changes.

Verilog: Simulation & Synthesis

SELF - READING

What is Simulation?

How do we know our design actually works?

Functional Simulation(Xilinx)

Verilog Code module endmodule

dall module a1=9; b1=1; //wait for 10u #10 b1=0;

b1 b2 z2 0 10 20 30

Method

- Designer applies input values to the code
- Simulator produces corresponding outputs in truth tables / timing diagrams
- Simulators usually assume negligible propagation gate delays.

What is Synthesis?


Now that our design is working, time to save the world.




Synthesis:

- 1) Translation
 - Code is transformed into hardware (gates & wires).
- 2) Optimization
 - Minimizes the amount of hardware required.
- 3) Mapping
 - Implements hardware on target device.

<u>Translation + Optimization</u>



Mapping



"This looks like a NOT gate. My FPGA can do some of these..."